3.0 A Adjustable, and Fixed 1.5 V, 3.3 V and 5.0 V Linear Regulators

The CS5203A series of linear regulators provides 3.0 A at adjustable and fixed voltages with an accuracy of $\pm 1.0\%$ and $\pm 2.0\%$ respectively. The adjustable version uses two external resistors to set the output voltage within a 1.25 V to 13 V range.

The regulators are intended for use as post regulators and microprocessor supplies. The fast loop response and low dropout voltage make these regulators ideal for applications where low voltage operation and good transient response are important.

The circuit is designed to operate with dropout voltages as low as 1.0 V depending on the output current level. The maximum quiescent current is only 10 mA at full load.

The regulators are fully protected against overload conditions with protection circuitry for Safe Operating Area (SOA), overcurrent and thermal shutdown.

The CS5203A is pin compatible with the LT1085 family of linear regulators but has lower dropout voltage.

The regulators are available in TO–220 and surface mount D²PAK packages.

Features

- Output Current to 3.0 A
- Output Trimmed to ±1.0%
- Dropout Voltage 1.05 V @ 3.0 A
- Fast Transient Response
- Fault Protection Circuitry
 - Thermal Shutdown
 - Overcurrent Protection
 - Safe Area Protection





Figure 1. Block Diagram - CS5203A-1



ON Semiconductor™

http://onsemi.com



TO-220 THREE LEAD T SUFFIX CASE 221A



D²PAK 3-PIN DP SUFFIX CASE 418E



D²PAK 3-PIN DPS SUFFIX CASE 418F

Adjustable Output

Tab = V_{OUT} Pin 1. Adj

2. V_{OUT} 3. V_{IN}

Fixed Output

Tab = V_{OUT} Pin 1. GND

V_{OUT}
 V_{IN}

ORDERING INFORMATION*

| Device | Package | Shipping |
|-----------------|---------------------|-----------------|
| CS5203A-1GT3 | TO-220† | 50 Units/Rail |
| CS5203A-1GDP3 | D ² PAK† | 50 Units/Rail |
| CS5203A-1GDPR3 | D ² PAK† | 750 Tape & Reel |
| CS5203A-2GT3 | TO-220† | 50 Units/Rail |
| CS5203A-2GDP3 | D ² PAK† | 50 Units/Rail |
| CS5203A-2GDPR3 | D ² PAK† | 750 Tape & Reel |
| CS5203A-2GDPSR3 | D ² PAK† | 750 Tape & Reel |
| CS5203A-3GT3 | TO-220† | 50 Units/Rail |
| CS5203A-3GDP3 | D ² PAK† | 50 Units/Rail |
| CS5203A-3GDPR3 | D ² PAK† | 750 Tape & Reel |
| CS5203A-3GDPSR3 | D ² PAK† | 750 Tape & Reel |
| CS5203A-5GT3 | TO-220† | 50 Units/Rail |

^{*}Additional ordering information can be found on page 8 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 8 of this data sheet.

[†]TO-220 is 3-pin, straight leaded. D²PAK are all 3-pin.




Figure 2. Block Diagram - CS5203A-2, -3, -5

ABSOLUTE MAXIMUM RATINGS*

| Parameter | | | Unit |
|---------------------------------|---|----------------------|------|
| Supply Voltage, V _{CC} | | 17 | V |
| Operating Temperature Range | | -40 to +70 | °C |
| Junction Temperature | | 150 | °C |
| Storage Temperature Range | | -60 to +150 | °C |
| Lead Temperature Soldering: W | ave Solder (through hole styles only) Note 1. Reflow (SMD styles only) Note 2. | 260 Peak 230 Peak | °C |

^{1. 10} second maximum.

ELECTRICAL CHARACTERISTICS (C_{IN} = 10 μ F, C_{OUT} = 22 μ F Tantalum, V_{IN} – V_{OUT} = 3.0 V, V_{IN} \leq 15 V, 0° C \leq T_A \leq 70°C, T_J \leq +150°C, unless otherwise specified, $I_{full\ load}$ = 3.0 A.)

| Characteristic | Test Conditions | Min | Тур | Max | Unit | | |
|---------------------------------------|--|----------------|------------|----------------|--------|--|--|
| Adjustable Output Voltage (CS5203A-1) | | | | | | | |
| Reference Voltage (Notes 3. and 4.) | $V_{IN} - V_{OUT} = 1.5 \text{ V}; V_{Adj} = 0 \text{ V},$ 10 mA $\leq I_{OUT} \leq 3.0 \text{ A}$ | 1.241 (–1%) | 1.254 | 1.266 (+1%) | V | | |
| Line Regulation | $1.5 \text{ V} \le V_{IN} - V_{OUT} \le 6.0 \text{ V}; I_{OUT} = 10 \text{ mA}$ | - | 0.04 | 0.20 | % | | |
| Load Regulation (Notes 3. and 4.) | $V_{IN} - V_{OUT} = 1.5 \text{ V}; 10 \text{ mA} \le I_{OUT} \le 3.0 \text{ A}$ | - | 0.03 | 0.4 | % | | |
| Dropout Voltage (Note 5.) | I _{OUT} = 3.0 A | - | 1.05 | 1.15 | V | | |
| Current Limit | $V_{IN} - V_{OUT} = 3.0 \text{ V}; T_J \ge 25^{\circ}\text{C}$ $V_{IN} - V_{OUT} = 15 \text{ V}$ | 3.2 | 5.5 2.5 | _ _ | A A | | |
| Minimum Load Current | V _{IN} – V _{OUT} = 7.0 V | - | 1.2 | 6.0 | mA | | |
| Adjust Pin Current | - | - | 50 | 100 | μΑ | | |
| Adjust Pin Current Change | $1.5 \text{ V} \le \text{V}_{\text{IN}} - \text{V}_{\text{OUT}} \le 4.0 \text{ V};$ $10 \text{ mA} \le \text{I}_{\text{OUT}} \le 3.0 \text{ A}$ | - | 0.2 | 5.0 | μΑ | | |
| Thermal Regulation | 30 ms pulse; T _A = 25°C | _ | 0.003 | _ | %/W | | |

^{3.} Load regulation and output voltage are measured at a constant junction temperature by low duty cycle pulse testing. Changes in output voltage due to thermal gradients or temperature changes must be taken into account separately.

- 4. Specifictions apply for an external Kelvin sense connection at a point on the output pin 1/4" from the bottom of the package.
- 5. Dropout voltage is a measurement of the minimum input/output differentail at full load.

^{2. 60} second maximum above 183°C.

^{*}The maximum package power dissipation must be observed.

ELECTRICAL CHARACTERISTICS (continued) (C_{IN} = 10 μ F, C_{OUT} = 22 μ F Tantalum, V_{IN} – V_{OUT} = 3.0 V, V_{IN} \leq 15 V, 0° C \leq T_A \leq 70 $^{\circ}$ C, T_J \leq +150 $^{\circ}$ C, unless otherwise specified, I_{full load} = 3.0 A.)

| Characteristic | Test Conditions | Min | Тур | Max | Unit | | |
|---|---|-----|-------|-----|-------------------|--|--|
| Adjustable Output Voltage (CS5203A-1) (continued) | | | | | | | |
| Ripple Rejection | $f = 120 \text{ Hz}; C_{Adj} = 25 \mu\text{F}; I_{OUT} = 3.0 \text{ A}$ | - | 85 | - | dB | | |
| Temperature Stability | - | - | 0.5 | - | % | | |
| RMS Output Noise | 10 Hz ≤ f ≤ 10 kHz; T _A = 25°C | - | 0.003 | - | %V _{OUT} | | |
| Thermal Shutdown | - | 150 | 180 | - | °C | | |
| Thermal Shutdown Hysteresis | - | _ | 25 | _ | °C | | |

ELECTRICAL CHARACTERISTICS (C_{IN} = 10 μ F, C_{OUT} = 22 μ F Tantalum, V_{IN} – V_{OUT} = 3.0 V, V_{IN} \leq 15 V, $0^{\circ}C \leq T_A \leq 70^{\circ}C$, $T_J \leq +150^{\circ}C$, unless otherwise specified, $I_{full\ load}$ = 3.0 A.)

| Characteristic | Test Conditions | Min | Тур | Max | Unit |
|--|---|--|-------------------|--|-------------------|
| Fixed Output Voltage (CS5203A-2, C | CS5203A-3, CS5203A-5) | | | | |
| Reference Voltage (Notes 6. and 7.) CS5203A-5 CS5203A-3 CS5203A-2 | $V_{IN} - V_{OUT} = 1.5 \text{ V}; \ 0 \le IOUT \le 3.0A$ $V_{IN} - V_{OUT} = 1.5 \text{ V}; \ 0 \le IOUT \le 3.0A$ $V_{IN} - V_{OUT} = 1.5 \text{ V}; \ 0 \le IOUT \le 3.0A$ | 4.9 (-2%) 3.234 (-2%) 1.47 (-2%) | 5.0 3.3 1.5 | 5.1 (+2%) 3.366 (+2%) 1.53 (+2%) | V V V |
| Line Regulation | $1.5~\text{V} \leq \text{V}_{\text{IN}} - \text{V}_{\text{OUT}} \leq 6.0~\text{V};~\text{I}_{\text{OUT}} = 10~\text{mA}$ | _ | 0.04 | 0.20 | % |
| Load Regulation (Notes 6. and 7.) | $V_{IN} - V_{OUT} = 1.5 \text{ V}$; 10 mA $\leq I_{OUT} \leq 3.0 \text{ A}$ | - | 0.03 | 0.4 | % |
| Dropout Voltage (Note 8.) | I _{OUT} = 3.0 A | - | 1.05 | 1.15 | V |
| Current Limit | $V_{IN} - V_{OUT} = 3.0 \text{ V; } T_J \ge 25^{\circ}\text{C}$ $V_{IN} - V_{OUT} = 15 \text{ V}$ | 3.2 | 5.5 2.5 | - - | A A |
| Quiescent Current | V _{IN} ≤ 9.0 V; I _{OUT} = 10 mA | - | 5.0 | 10 | mA |
| Thermal Regulation | 30 ms pulse; T _A = 25°C | - | 0.003 | - | %/W |
| Ripple Rejection | f = 120 Hz; I _{OUT} = 3.0 A | - | 78 | _ | dB |
| Temperature Stability | - | - | 0.5 | _ | % |
| RMS Output Noise (%V _{OUT}) | 10 Hz ≤ f ≤ 10 kHz | _ | 0.003 | _ | %V _{OUT} |
| Thermal Shutdown | - | 150 | 180 | _ | °C |
| Thermal Shutdown Hysteresis | - | _ | 25 | _ | °C |

^{6.} Load regulation and output voltage are measured at a constant junction temperature by low duty cycle pulse testing. Changes in output voltage due to thermal gradients or temperature changes must be taken into account separately.

PACKAGE PIN DESCRIPTION

| | Package P | in Number | | | |
|--------------------|-----------|--------------------|--------|------------------|--|
| CS52 | 03A-1 | CS5203A-2, -3, -5 | | | |
| D ² PAK | TO-220 | D ² PAK | TO-220 | Pin Symbol | Function |
| 1 | 1 | N/A | N/A | Adj | Adjust pin (low side of the internal reference). |
| 2 | 2 | 2 | 2 | V _{OUT} | Regulated output voltage (case). |
| 3 | 3 | 3 | 3 | V _{IN} | Input voltage. |
| N/A | N/A | 1 | 1 | GND | Ground connection. |

^{7.} Specifictions apply for an external Kelvin sense connection atr a point on the output pin 1/4" from the bottom of the package.

^{8.} Dropout voltage is a measurement of the minimum input/output differentail at full load.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Dropout Voltage vs. Output Current




Figure 4. Reference Voltage vs. Temperature




Figure 5. Load Regulation vs. Output Current




Figure 6. Minimum Load Current




Figure 7. Adjust Pin Current vs. Temperature




Figure 8. Ripple Rejection vs. Frequency (Fixed Versions)




Figure 9. Ripple Rejection vs. Frequency (Adjustable Versions)

APPLICATIONS INFORMATION

The CS5203A family of linear regulators provides fixed or adjustable voltages at currents up to 3.0 A. The regulators are protected against short circuit, and include thermal shutdown and safe area protection (SOA) circuitry. The SOA protection circuitry decreases the maximum available output current as the input–output differential voltage increases.

The CS5203A has a composite PNP–NPN output transistor and requires an output capacitor for stability. A detailed procedure for selecting this capacitor is included in the Stability Considerations section.

Adjustable Operation

The adjustable regulator (CS5203A-1) has an output voltage range of 1.25 V to 13 V. An external resistor divider sets the output voltage as shown in Figure 10. The regulator maintains a fixed 1.25 V (typical) reference between the output pin and the adjust pin.

A resistor divider network R1 and R2 causes a fixed current to flow to ground. This current creates a voltage across R2 that adds to the 1.25 V across R1 and sets the overall output voltage. The adjust pin current (typically 50 μ A) also flows through R2 and adds a small error that should be taken into account if precise adjustment of V_{OUT} is necessary.

The output voltage is set according to the formula:

$$V_{OUT} = V_{REF} \times \left(\frac{R1 + R2}{R1}\right) + I_{Adj} \times R2$$

The term $I_{Adj} \times R2$ represents the error added by the adjust pin current.

R1 is chosen so that the minimum load current is at least 10 mA. R1 and R2 should be the same type, e.g. metal film for best tracking over temperature. The adjust pin is bypassed to improve the transient response and ripple rejection of the regulator.




Figure 10. Resistor Divider Scheme for the Adjustable Version

Stability Considerations

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start-up delay, load transient response and loop stability.

The capacitor value and type is based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR, can cause instability. The aluminum electrolytic capacitor is the least expensive solution. However, when the circuit operates at low temperatures, both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet provides this information.

A 22 μ F tantalum capacitor will work for most applications, but with high current regulators such as the CS5203A the transient response and stability improve with higher values of capacitor. The majority of applications for this regulator involve large changes in load current so the output capacitor must supply the instantaneous load current.

The ESR of the output capacitor causes an immediate drop in output voltage given by:

$$\Delta V = \Delta I \times ESR$$

For microprocessor applications it is customary to use an output capacitor network consisting of several tantalum and ceramic capacitors in parallel. This reduces the overall ESR and reduces the instantaneous output voltage drop under load transient conditions. The output capacitor network should be as close as possible to the load for the best results.

Protection Diodes

When large external capacitors are used with a linear regulator it is sometimes necessary to add protection diodes. If the input voltage of the regulator gets shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage and the rate at which $V_{\rm IN}$ drops. In the CS5203A–X family of linear regulators, the discharge path is through a large junction and protection diodes are not usually needed. If the regulator is used with large values of output capacitance and the input voltage is instantaneously shorted to ground, damage can occur. In this case, a diode connected as shown in Figures 11 and 12 is recommended.




Figure 11. Protection Diode Scheme for Adjustable Output Regulator




Figure 12. Protection Diode Scheme for Fixed Output Regulators

Output Voltage Sensing

Since the CS5203A is a three terminal regulator, it is not possible to provide true remote load sensing. Load regulation is limited by the resistance of the conductors connecting the regulator to the load. For best results the fixed regulators should be connected as shown in Figure 13.




Figure 13. Conductor Parasitic Resistance can be Minimized with the Above Grounding Scheme for Fixed Output Regulators

For the adjustable regulator, the best load regulation occurs when R1 is connected directly to the output pin of the regulator as shown in Figure 14. If R1 is connected to the load, R_C is multiplied by the divider ratio and the effective resistance between the regulator and the load becomes

$$R_C \times \left(\frac{R1 + R2}{R1}\right)$$

where R_C = conductor parasitic resistance.




Figure 14. Grounding Scheme for Adjustable Output Regulator to Minimize Parasitics

Calculating Power Dissipation and Heat Sink Requirements

The CS5203A series of linear regulators includes thermal shutdown and current limit circuitry to protect the device. High power regulators such as these usually operate at high junction temperatures so it is important to calculate the power dissipation and junction temperatures accurately to ensure that an adequate heat sink is used.

The case is connected to V_{OUT} on the CS5203A, electrical isolation may be required for some applications. Thermal compound should always be used with high current regulators such as these.

The thermal characteristics of an IC depend on the following four factors:

- 1. Maximum Ambient Temperature T_A (°C)
- 2. Power dissipation P_D (Watts)
- 3. Maximum junction temperature T_J (°C)
- 4. Thermal resistance junction to ambient R_{ΘJA} (°C/W)

These four are related by the equation

$$T_{J} = T_{A} + P_{D} \times R_{\Theta JA} \tag{1}$$

The maximum ambient temperature and the power dissipation are determined by the design while the maximum junction temperature and the thermal resistance depend on the manufacturer and the package type.

The maximum power dissipation for a regulator is:

$$PD(max) = {VIN(max) - VOUT(min)}IOUT(max) + VIN(max)IQ$$
(2)

where:

V_{IN(max)} is the maximum input voltage,

V_{OUT(min)} is the minimum output voltage,

 $I_{OUT(max)}$ is the maximum output current, for the application

I_O is the maximum quiescent current at I_{OUT(max)}.

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment has a thermal resistance. Like series electrical resistances, these resistances are summed to determine $R_{\Theta JA}$, the total thermal resistance between the junction and the surrounding air.

- 1. Thermal Resistance of the junction to case, $R_{\Theta JC}$ (°C/W)
- 2. Thermal Resistance of the case to Heat Sink, $R_{\Theta CS}$ (°C/W)
- 3. Thermal Resistance of the Heat Sink to the ambient air, $R_{\Theta SA}$ (°C/W)

These are connected by the equation:

$$R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CS} + R_{\Theta SA}$$
 (3)

The value for $R_{\Theta JA}$ is calculated using equation (3) and the result can be substituted in equation (1).


The value for $R_{\Theta JC}$ is normally quoted as a single figure for a given package type based on an average die size. For a high current regulator such as the CS5203A the majority of the heat is generated in the power transistor section. The value for $R_{\Theta SA}$ depends on the heat sink type, while $R_{\Theta CS}$ depends on factors such as package type, heat sink interface (is an insulator and thermal grease used?), and the contact area between the heat sink and the package. Once these calculations are complete, the maximum permissible value of $R_{\Theta JA}$ can be calculated and the proper heat sink selected. For further discussion on heat sink selection, see application note "Thermal Management for Linear Regulators," document number SR006AN/D, available through the Literature Distribution Center or via our website at http://onsemi.com.

ADDITIONAL ORDERING INFORMATION

| Orderable Part Number | Туре | Description |
|--------------------------|---------------------|--|
| CS5203A-1GT3 | 3.0 A, Adj. Output | TO-220 THREE LEAD, STRAIGHT |
| CS5203A-1GDP3 | 3.0 A, Adj. Output | D ² PAK 3–PIN |
| CS5203A-1GDPR3 | 3.0 A, Adj. Output | D ² PAK 3-PIN (Tape & Reel) |
| CS5203A-2GT3 | 3.0 A, 1.5 V Output | TO-220 THREE LEAD, STRAIGHT |
| CS5203A-2GDP3 | 3.0 A, 1.5 V Output | D ² PAK 3–PIN |
| CS5203A-2GDPR3 | 3.0 A, 1.5 V Output | D ² PAK 3-PIN (Tape & Reel) |
| CS5203A-2GDPSR3 | 3.0 A, 1.5 V Output | D ² PAK 3-PIN (Tape & Reel) |
| CS5203A-3GT3 | 3.0 A, 3.3 V Output | TO-220 THREE LEAD, STRAIGHT |
| CS5203A-3GDP3 | 3.0 A, 3.3 V Output | D ² PAK 3–PIN |
| CS5203A-3GDPR3 | 3.0 A, 3.3 V Output | D ² PAK 3-PIN (Tape & Reel) |
| CS5203A-3GDPSR3 | 3.0 A, 3.3 V Output | D ² PAK 3–PIN (Tape & Reel) |
| CS5203A-5GT3 | 3.0 A, 5.0 V Output | TO-220 THREE LEAD, STRAIGHT |

MARKING DIAGRAMS











= Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week D²PAK 3-PIN DPS SUFFIX CASE 418F



PACKAGE DIMENSIONS


TO-220 **THREE LEAD T SUFFIX** CASE 221A-09 **ISSUE AA**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

| | INCHES | | MILLIN | IETERS |
|-----|--------|-------|--------|--------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.570 | 0.620 | 14.48 | 15.75 |
| В | 0.380 | 0.405 | 9.66 | 10.28 |
| С | 0.160 | 0.190 | 4.07 | 4.82 |
| D | 0.025 | 0.035 | 0.64 | 0.88 |
| F | 0.142 | 0.147 | 3.61 | 3.73 |
| G | 0.095 | 0.105 | 2.42 | 2.66 |
| Н | 0.110 | 0.155 | 2.80 | 3.93 |
| J | 0.018 | 0.025 | 0.46 | 0.64 |
| K | 0.500 | 0.562 | 12.70 | 14.27 |
| L | 0.045 | 0.060 | 1.15 | 1.52 |
| N | 0.190 | 0.210 | 4.83 | 5.33 |
| Q | 0.100 | 0.120 | 2.54 | 3.04 |
| R | 0.080 | 0.110 | 2.04 | 2.79 |
| S | 0.045 | 0.055 | 1.15 | 1.39 |
| T | 0.235 | 0.255 | 5.97 | 6.47 |
| U | 0.000 | 0.050 | 0.00 | 1.27 |
| ٧ | 0.045 | | 1.15 | |
| Z | | 0.080 | | 2.04 |


D²PAK 3-PIN **DP SUFFIX** CASE 418E-01 ISSUE O



- NOTES:
 1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

| | INC | HES | MILLIN | IETERS |
|-----|-----------|-------|--------|--------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.326 | 0.336 | 8.28 | 8.53 |
| В | 0.396 | 0.406 | 10.05 | 10.31 |
| С | 0.170 | 0.180 | 4.31 | 4.57 |
| D | 0.026 | 0.036 | 0.66 | 0.91 |
| Ε | 0.045 | 0.055 | 1.14 | 1.40 |
| F | 0.090 | 0.110 | 2.29 | 2.79 |
| G | 0.100 BSC | | 2.5 | 4 BSC |
| Н | 0.098 | 0.108 | 2.49 | 2.74 |
| J | 0.018 | 0.025 | 0.46 | 0.64 |
| K | 0.204 | 0.214 | 5.18 | 5.44 |
| L | 0.045 | 0.055 | 1.14 | 1.40 |
| M | 0.055 | 0.066 | 1.40 | 1.68 |
| N | 0.000 | 0.004 | 0.00 | 0.10 |

D²PAK 3-PIN **DPS SUFFIX** CASE 418F-01 ISSUE O



- NOTES:
 1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

| | INC | HES | MILLIN | IETERS |
|-----|-----------|-------|--------|--------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.326 | 0.336 | 8.28 | 8.53 |
| В | 0.396 | 0.406 | 10.05 | 10.31 |
| С | 0.170 | 0.180 | 4.31 | 4.57 |
| D | 0.026 | 0.036 | 0.66 | 0.91 |
| E | 0.045 | 0.055 | 1.14 | 1.40 |
| F | 0.058 | 0.078 | 1.47 | 1.98 |
| G | 0.100 BSC | | 2.5 | 4 BSC |
| Н | 0.098 | 0.108 | 2.49 | 2.74 |
| J | 0.018 | 0.025 | 0.46 | 0.64 |
| K | 0.163 | 0.173 | 4.14 | 4.39 |
| L | 0.045 | 0.055 | 1.14 | 1.40 |
| M | 0.055 | 0.066 | 1.40 | 1.68 |
| N | 0.000 | 0.004 | 0.00 | 0.10 |

PACKAGE THERMAL DATA

| TO-220 Parameter THREE LEAD | | D ² PAK 3–PIN | Unit | |
|-----------------------------|---------|-----------------------------|--------|------|
| $R_{\Theta JC}$ | Typical | 1.6 | 1.6 | °C/W |
| $R_{\Theta JA}$ | Typical | 50 | 10–50* | °C/W |

^{*} Depending on thermal properties of substrate. $R_{\Theta JA}$ = $R_{\Theta JC}$ + $R_{\Theta CA}$

Notes

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303-308-7141 (M-F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

 $\textbf{English Phone}: (+1) \ 303 - 308 - 7142 \ (M-F \ 12:00pm \ to \ 5:00pm \ UK \ Time)$

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.